7.a) Design an asynchronous 4-bit up-down counter and it will count up when a signal line M=0 and count down when a signal line M=1. Use only JK flip-flops and EX-OR gates.
7.a) Design an asynchronous 4-bit up-down counter and it will count up when a signal line M=0 and count down when a signal line M=1. Use only JK flip-flops and EX-OR gates.
Share